ÁùºÏ²ÊÖ±²¥¿ª½±

ÁùºÏ²ÊÖ±²¥¿ª½± VC Replay, previously known as PowerReplay, expedites verification and debug for a range of use cases including design blocks, testbench checkers, SystemVerilog assertions, IP, and ATPG scan patterns. This is alongside its already established support for early RTL power analysis with ÁùºÏ²ÊÖ±²¥¿ª½± PrimePower. VC Replay significantly reduces turnaround time by automating processes that involve localizing a block or an element in the SoC design, capturing the corresponding simulation activity, and creating a new, efficient testbench from this activity. The result is a compact, faster block and testbench that runs 10X-100X quicker, significantly accelerating the verification and debug process.