ÁùºÏ²ÊÖ±²¥¿ª½±

UCIe 2.0 - Enabling Interoperability

While the UCIe 1.1 specification revision focused on key extensions for multi-vendor heterogenous systems, UCIe 2.0 is sowing seeds to define a chiplet interoperability ecosystem stack with a ¡°System Architecture¡± definition, introducing provisioning manageability of System-in-Package (SiP).

Let¡¯s explore the new features in UCIe 2.0. 

Management Transport Protocol (MTP)

MTP enables communication between management entities within a SiP management network. Management entities on this network generate and receive UCIe management transport packets, which traverse the network without modification. UCIe Memory Access protocol (UMAP) enables read and write access to memory associated with management entities with ability for access control.

UCIe Debug and Test Architecture (UDA)

UDA is architected for chiplet-level and SiP-level testing and debug. UDA uses functional sideband and/or mainband link and a functional management network for test and debug purposes.

UCIe-S Sideband only (SO) port

SO port is permitted for test/manageability purpose in a standard package. It is meant as an option for a low-speed test port that one can use at TestChip level.

x8, x4 (degraded) link width support for standard package

Capability for x8 (degraded x4) pin module is enabled for standard packages, whereas version 1.1 only supported x16 and x64 physical layer interfaces.

UCIe 3D packaging

3D packaging techniques enable chiplets to be stacked vertically. This method not only boosts performance and reduces latency but also enhances power efficiency, addressing the crucial needs of modern semiconductor designs. By adhering to UCIe standards, 3D packaging enables more compact, high-performance chip designs that can meet the demands of future applications.

In addition to Interoperability, UCIe 2.0 is paving way for defining scalable verification and validation platforms for chiplet designs.

ÁùºÏ²ÊÖ±²¥¿ª½± UCIe End-to-End Verification and Validation ÁùºÏ²ÊÖ±²¥¿ª½±

ÁùºÏ²ÊÖ±²¥¿ª½± is a contributing member to the UCIe specification committee and is working closely with industry leaders to support features and use cases for the UCIe 2.0 specification in ÁùºÏ²ÊÖ±²¥¿ª½± Verification IP (VIP) for UCIe 2.0.

ÁùºÏ²ÊÖ±²¥¿ª½±¡¯ complete UCIe IP solution includes controller, PHY, and VIP. ÁùºÏ²ÊÖ±²¥¿ª½± UCIe controller and PHY IP solutions enable robust and reliable die-to-die links with testability features for known good dies. The IP, operating at maximum data rates, supports standard and advanced packaging technologies and has achieve multiple silicon successes across foundry process and packaging technologies.

ÁùºÏ²ÊÖ±²¥¿ª½± UCIe 2.0 VIP, functional test suites, and protocol solutions for hardware-assisted verification platforms, ZeBu, and HAPS, leverage close collaboration with ÁùºÏ²ÊÖ±²¥¿ª½±¡¯ industry leading IP portfolio to enable the highest quality verification and validation collateral for our customers.

ÁùºÏ²ÊÖ±²¥¿ª½± silicon proven IPs are verified using independently developed ÁùºÏ²ÊÖ±²¥¿ª½± VIPs, providing companies with an industry leading UCIe solution. ÁùºÏ²ÊÖ±²¥¿ª½± SoC verification kit solutions provide ready to go IP bring-up and sanity setup with IP-VIP or IP-ÁùºÏ²ÊÖ±²¥¿ª½± integrations and collaterals, saving at least 50% of time and resources spent in bringing IP up in the SoC Verification environment. With pre-verified components and ready-to-use testbenches ÁùºÏ²ÊÖ±²¥¿ª½± VIP accelerates the development cycle, reducing time-to-market.

Because the target usage for UCIe is die-to-die interconnects, the payload that the chiplet RTL requires demands faster hardware-based pre-silicon solutions. ÁùºÏ²ÊÖ±²¥¿ª½± transactors based on ÁùºÏ²ÊÖ±²¥¿ª½± IP enable fast verification hardware solutions including ÁùºÏ²ÊÖ±²¥¿ª½± ZeBu? emulation systems and ÁùºÏ²ÊÖ±²¥¿ª½± HAPS? prototyping systems for validation use-cases.

ÁùºÏ²ÊÖ±²¥¿ª½± protocol verification solutions are natively integrated with the ÁùºÏ²ÊÖ±²¥¿ª½± Verification Family of products, including ÁùºÏ²ÊÖ±²¥¿ª½± Verdi? debug and regression management and automation with ÁùºÏ²ÊÖ±²¥¿ª½± VC Execution Manager.