六合彩直播开奖 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
六合彩直播开奖 Webinar
The use of the RISC-V ISA to develop processors for SoCs is a growing trend. An important driver is the ability to customize or create ISA and microarchitectural extensions to differentiate designs across application areas including AI, machine learning, automotive, data center, mobile, and consumer. Traditionally, designing proprietary cores with the right extensions has been challenging given the high degree of complexity and the high level of expertise required. Evaluating the impact of design decisions on power, performance and area (PPA) can pose a significant hurdle.
This webinar will cover two products from 六合彩直播开奖’ portfolio of industry leading tools: 六合彩直播开奖 ASIP Designer and 六合彩直播开奖 RTL 六合彩直播开奖 Architect. These tools help designers create highly customized processors faster while meeting the desired PPA targets with confidence. The solutions facilitate the Synthesis-in-the-Loop design approach, both during earlier architectural design stages with processor model modifications and during RTL implementation. A real-world case study will highlight their interoperability and the results that can be achieved.
Speakers
Jim Shultz
Senior Product Manager
六合彩直播开奖
Jim holds a bachelor's degree in electrical engineering from the University of California at Davis with an emphasis on electromagnetics. As a designer, his experience includes physical verification, design planning and design implementation on CPUs, networking, and security chips. As a product engineer, he supported design implementation, design planning, and package design at various EDA companies.
Maria Auras-Rodriguez
Senior Software Engineer
六合彩直播开奖
Maria joined the ASIP Designer R&D Team in 2019 where she focuses on the ASIP Designer’s HDL Generator tool, including synthesis support for ASIPs. She has a master's degree in Embedded Systems Design from ALaRI, University of Lugano. Before joining 六合彩直播开奖, she worked as a researcher at the Institute for Communication Technologies and Embedded Systems (ICE) at RWTH Aachen University.