



a cross-functional team to satisfy the design for test (DfT) requirements on a challenging on-chip system (SoC) project in a matter of 10 weeks and four High Bandwidth Memory (HBM) modules. We completed all DfT and successfully shipped the product on schedule, at the target data rate, and without any impact on logic die size.

~Shinichiro Ikeda, Senior Principal Engineer, Socionext Inc.



Challenges

Project Overview



	Test Flow	Test Item	WT	FT	DA
(a)	Master Die Test	Master Die Test (including other IPs)			-
		Master die logic scan test (including PHY IP)			-
SLM SHS IP	(b)	HBM PHY IP Test			-
		At speed loop back test			-
	(c)	HBI Connection Test and Repair			-
SLM SMS ext-RAM IP	(d)	HBM DRAM Test	-		-
	(e)	HBM DA Test	-	-	

