a crossfunctional teartor satisfite disign for test (Derequireemts on a challenging only system cho (SoC) project it was arster ide cholet and four high Banith the form (B) (Mondles. & Cophete chall Determand successfully shoped he product on schedle, at the target data rate, and the ut any pract on logic ide size. "

~Shinichiro Ikeda, Senior Principal Engineer, Socionext Inc.

## socionext

## Challenges

**Project Overview** 



			Test Flow	Test Item	WT	FT	DA
		$(\alpha)$	Master Die Test	Master Die Test (including other IPs)			-
				Master die logic scan test (including PHY IP)			-
	SLM SHS IP	(b)	HBM PHY IP Test	Analog parts test (PLL and DLL test)			-
				At speed loop back test			-
		(c)	HBI Connection Test and Repair	HBI connection test and lane repair between SoC and HBM	-		-
	SLM SMS ext-RAM IP	(d)	HBM DRAM Test	HBM test via DFT circuit in SoC	-		-
		(e)	HBM DA Test	Fault analysis by HBM vendor via DA port	-	-	
(a) (b) Master Die Master Die HBM PHY IP HEE 1500		ATE Teste	DFT Test Bus	HBM DRAM PHY C DA Port			